index - Département Systèmes et Circuits Intégrés Numériques Accéder directement au contenu
Cliquez sur le nom du laboratoire pour afficher ses publications 
Click on the laboratory name to list its publications

 

DERNIERS DÉPÔTS - LATEST DOCUMENTS

Chargement de la page

 

 Pour toute question : hal@cea.fr

Nombre de textes intégraux

344

Nombre de notices sans document

317

Indicateur d'Open Access

59 %

EVOLUTION DES RESSOURCES

MOTS CLES - KEYWORDS

Convolution Benchmarking Chiplet Electron devices Computer hardware Model checking Fault detection Timing circuits Neural network Formal methods Scheduling Hardware Energy efficiency Diagnosis Computation theory Wire Network architecture ECC Random access storage Neural networks Cloud computing Ho-momorphic encryptions Optimization Cables Spiking neural network Neuromorphic computing Computing resource Deep learning Clocks Program compilers Parallel processing systems Coq Application programs Machine learning Many-core architecture Design Artificial intelligence Latency In-memory computing Artificial synapses Privacy Compilation Fault tolerance Data privacy Continual learning Real-time Approximate computing Convolutional neural network Network-on-chip Memristor Classification Computational modeling Test Embedded application RRAM Encryption Compiler C programming language Homomorphic Encryption In-Memory Computing Approximation algorithm Algorithms Time domain analysis Image processing Flip flop circuits Neuromorphic circuits Confidentiality Automation Reflectometers Time domain reflectometry Pipelines Embedded systems Data handling Convolutional neural networks Computer architecture Reflection Reflectometry Reconfigurable hardware Machine Learning Instrumentation Cryptography Federated Learning Real time systems Many-core Reliability 8T SRAM cell Data flow analysis Quantum computing Application specific integrated circuits Spiking neural networks Real-time systems Complex networks FPGA Parallel programming Heterogeneous computing Microarchitecture Energy utilization System-on-chip Mapping Makespan