PSO-based charge pump chip area minimization - Université de La Réunion Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

PSO-based charge pump chip area minimization

Résumé

In this paper a solution of the well-known silicon area/performance dilemma and an energy harvesting circuit for wireless sensor nodes are presented. A PSO-based integrated circuit area optimization methodology is proposed. The study is performed on a charge pump circuit, using a 0.35μm Si-CMOS process. The PSO sizing strategy has been implemented using a Spice kernel and Matlab environment. The chip size has been reduced from 583μm2 to 179μm2 after the optimization process. Simulation results from the 0.35μm parameters are given. When driving a capacitive load of 50pF, the output-generated voltage is 4V from a 1.3V input voltage. The simulated pumping gain is 3.1.
Fichier non déposé

Dates et versions

hal-01202282 , version 1 (19-09-2015)

Identifiants

Citer

Frédéric Alicalapa, Jean-Daniel Lan Sun Luk, Rahma Hajtaieb Aloulou, Hassene Mnif, Mourad Loulou. PSO-based charge pump chip area minimization. 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Sep 2012, Séville, Spain. pp.133--136, ⟨10.1109/SMACD.2012.6339435⟩. ⟨hal-01202282⟩
107 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More